

PATENT APPLICATION

**DEVICE AND METHOD FOR LOW NON-LINEARITY
ANALOG-TO-DIGITAL CONVERTER**

Inventor: Wenzhe Luo, a citizen of People's Republic of China, residing at
18 Qing-Tong Rd.
Pudong New Area
Shanghai, 201203 People's Republic of China

Assignee: Semiconductor Manufacturing International (Shanghai) Corporation
18 Zhang Jiang Rd., Pudong New Area
Shanghai, 201203 People's Republic of China

Entity: Large

**DEVICE AND METHOD FOR LOW NON-LINEARITY
ANALOG-TO-DIGITAL CONVERTER**

CROSS-REFERENCES TO RELATED APPLICATIONS

5 [0001] This application claims priority to Chinese Patent Application No. _____
(EastIP Ref. No. 04NI0814-1129-CHH), filed March 15, 2004, entitled "Device and Method for
Low Non-Linearity Analog-To-Digital Converter," by Inventor Wenzhe Luo, commonly
assigned, incorporated by reference herein for all purposes.

10 **STATEMENT AS TO RIGHTS TO INVENTIONS MADE UNDER
FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT**

[0002] NOT APPLICABLE

15 **REFERENCE TO A "SEQUENCE LISTING," A TABLE, OR A COMPUTER
PROGRAM LISTING APPENDIX SUBMITTED ON A COMPACT DISK.**

[0003] NOT APPLICABLE

BACKGROUND OF THE INVENTION

20 [0004] The present invention is directed to integrated circuits. More particularly, the invention
provides a device and method for low non-linearity analog-to-digital converter. Merely by way
of example, the invention has been applied to a successive approximation register (SAR) analog-
to-digital converter (ADC). But it would be recognized that the invention has a much broader
range of applicability.

25 [0005] The successive approximation register (SAR) analog-to-digital converter (ADC) is
widely used for analog-to-digital conversion. The analog-to-digital conversion uses a binary
search to digitize an analog signal to a digital signal. The analog signal generates an analog
voltage which is compared to an effective reference voltage generated by the SAR ADC. The
SAR ADC uses a resistor string or/and a capacitor array to generate the effective reference
voltage. Based on comparison between the analog voltage and the effective reference voltage,

the effective reference voltage is adjusted and again compared with the analog voltage. Through iterations, the binary search narrows down the digital range until the bit length is reached.

[0006] Figure 1 is a simplified diagram for SAR ADC. A SAR ADC 100 uses both a capacitor array and a resistor string to generate an effective reference voltage. The capacitor array is used for 3 Most Significant Bits (MSBs), and the resistor string is used for 3 Least Significant Bits (LSBs). The resistor string can be connected only to a capacitor 116, and the voltage on the capacitor 116 can be multiples of 1/8 of a reference voltage (V_{ref}) 130. An input analog voltage (V_{in}) 140 is sampled at the bottom of capacitors 110, 112, 114 and 116 with an op-amp 120 closed. Then the op-amp 120 is opened and one of voltages 132, 134 and 136 is applied to each of the capacitors 110, 112, 114 and 116. The voltage 136 is at the ground level. The effective capacitance connected to V_s is decided by a SAR-controlled process and includes the effective capacitance of the capacitor 116. The effective capacitance of the capacitor 116 equals the capacitance of the capacitor 116 multiplied by m/8 when a switch (150+2m) is closed. The effective reference voltage equals V_{ref} multiplied by the ratio of effective capacitance to total capacitance. The total capacitance is the sum of capacitance for the capacitors 110, 112, 114 and 116.

[0007] As shown in Figure 1, the capacitors 114 and 116 are designed to have the same capacitance. The capacitor 110 should have four times of capacitance as the capacitor 114 or 116, and the capacitor 112 should have twice as much as capacitance as the capacitor 114 or 116. Additionally, resistors 170, 172, 174, 176, 178, 180, 182, and 184 should have the same resistance. These design specifications may not be fully implemented in a fabricated SAR ADC. For example, the fabricated SAR ADC may have slightly different capacitance for the capacitors 114 and 116. These mismatches of individual resistors or capacitors can adversely affect the linearity of the SAR ADC and quality of the analog-to-digital conversion.

[0008] From the above, it is seen that an improved technique for analog-to-digital conversion is desired.

BRIEF SUMMARY OF THE INVENTION

[0009] The present invention is directed to integrated circuits. More particularly, the invention provides a device and method for low non-linearity analog-to-digital converter. Merely by way of example, the invention has been applied to a successive approximation register (SAR) analog-

to-digital converter (ADC). But it would be recognized that the invention has a much broader range of applicability.

[0010] In a specific embodiment, the invention provides an apparatus for converting an analog signal to a digital signal. The apparatus includes a plurality of capacitors. The plurality of 5 capacitors includes at least a first capacitor, a second capacitor and a third capacitor. The first capacitor is associated with a first capacitance, a second capacitor is associated with a second capacitance, and a third capacitor is associated with a third capacitance. The first capacitance is substantially equal to the second capacitance, and the second capacitance is substantially equal to the third capacitance. Additionally, the apparatus includes a plurality of resistors. The plurality 10 of resistors includes at least a first resistor and a second resistor. The first resistor is associated with a first resistance, and a second resistor is associated with a second resistance. The first resistance is substantially equal to the second resistance. Moreover, the apparatus includes an operational amplifier. The optional amplifier includes at least a first input terminal, a second input terminal and an output terminal. The first capacitor includes a first capacitor terminal and 15 a second capacitor terminal, the second capacitor includes a third capacitor terminal and a fourth capacitor terminal, and the third capacitor includes a fifth capacitor terminal and a sixth capacitor terminal. The first capacitor terminal, the third capacitor terminal, and the fifth capacitor terminal are coupled to the first input terminal. The second input terminal is coupled to a first voltage. Each of the second capacitor terminal, the fourth capacitor terminal, and the sixth 20 capacitor terminal is capable of being coupled to anyone of the first voltage, an analog voltage, a second voltage, and a third voltage. The analog voltage is associated with the analog signal. The first resistor includes a first resistor terminal and a second resistor terminal, and the second resistor includes a third resistor terminal and a fourth resistor terminal. The first resistor terminal is coupled to the second voltage, the fourth resistor terminal is coupled to the first voltage, and 25 the first resistor and the second resistor are in series. The third voltage is capable of being coupled to anyone of at least the first resistor terminal, the second resistor terminal, and the third resistor terminal. The apparatus is configured to convert the analog signal to the digital signal and is associated with a process related to a successive approximation register. The process includes processing information associated with the analog voltage and a fourth voltage; 30 adjusting the fourth voltage in response to information associated with the analog voltage and the fourth voltage, and determining the digital signal based on at least information associated with

the fourth voltage. The fourth voltage is associated with at least a first voltage level of the second capacitor terminal, a second voltage level of the fourth capacitor terminal and a third voltage level of the sixth capacitor terminal. The first voltage level, the second voltage level and the third voltage level each is selected from a group consisting of the first voltage, the second 5 voltage and the third voltage.

[0011] According to another embodiment of the present invention, an apparatus for converting an analog signal to a digital signal includes a plurality of capacitors. The plurality of capacitors includes at least a first capacitor and a second capacitor. The first capacitor is associated with a first capacitance, a second capacitor is associated with a second capacitance, and the first 10 capacitance is substantially equal to the second capacitance. Additionally, the apparatus includes a plurality of resistors. The plurality of resistors includes at least a first resistor and a second resistor. The first resistor is associated with a first resistance, a second resistor is associated with a second resistance, and the first resistance is substantially equal to the second resistance.

Moreover, the apparatus includes an operational amplifier. The operational amplifier includes at 15 least a first input terminal, a second input terminal and an output terminal. The first capacitor includes a first capacitor terminal and a second capacitor terminal, the second capacitor includes a third capacitor terminal and a fourth capacitor terminal, and the first capacitor terminal and the third capacitor terminal are coupled to the first input terminal. The second input terminal is coupled to a first voltage. Each of the second capacitor terminal and the fourth capacitor 20 terminal is capable of being coupled to anyone of the first voltage, an analog voltage, a second voltage, and a third voltage. The analog voltage is associated with the analog signal. The first resistor includes a first resistor terminal and a second resistor terminal. The second resistor includes a third resistor terminal and a fourth resistor terminal. The first resistor terminal is coupled to the second voltage, the fourth resistor terminal is coupled to the first voltage, and the 25 first resistor and the second resistor are in series. The third voltage is capable of being coupled to anyone of at least the first resistor terminal, the second resistor terminal, and the third resistor terminal. The apparatus is configured to convert the analog signal to the digital signal and is associated with a process related to a successive approximation register. The process includes coupling the second capacitor terminal and the fourth capacitor terminal to the analog voltage, 30 processing information associated with the analog voltage and a fourth voltage; adjusting the fourth voltage in response to information associated with the analog voltage and the fourth

voltage, and determining the digital signal based on at least information associated with the fourth voltage. The fourth voltage is associated with at least a first voltage level of the second capacitor terminal and a second voltage level of the fourth capacitor terminal. The first voltage level and the second voltage level each is selected from a group consisting of the first voltage, 5 the second voltage and the third voltage.

- [0012] According to yet another embodiment of the present invention, a method for converting an analog signal to a digital signal includes providing an apparatus for converting the analog signal to the digital signal. The apparatus includes a plurality of capacitors associated with a plurality of capacitances. Each of the plurality of capacitances is substantially equal.
- 10 Additionally, the apparatus includes a plurality of resistors in series and associated with a plurality of resistances. Each of the plurality of resistances is substantially equal. The plurality of capacitors is associated with a first plurality of capacitor terminals and a second plurality of capacitor terminals. The first plurality of capacitor terminals is coupled to each other, and each of the second plurality of capacitor terminals is capable of being coupled to anyone of a first
- 15 voltage, an analog voltage, a second voltage, and a third voltage. The analog voltage is associated with the analog signal. The plurality of resistors is associated with a plurality of resistor terminals. A first terminal of the plurality of resistor terminals is coupled to the second voltage, and a second terminal of the plurality of resistor terminals is coupled to the first voltage. The third voltage is capable of being coupled to at least anyone of the plurality of resistor
- 20 terminals free from the second terminal. Additionally, the method includes coupling each of the second plurality of capacitor terminals to the analog voltage, decoupling each of the second plurality of capacitor terminals from the analog voltage, and coupling each of the second plurality of capacitor terminals to one selected from a group consisting of the first voltage, the second voltage, and the third voltage. The second plurality of capacitor terminals is associated
- 25 with a plurality of capacitor voltage levels respectively. Moreover, the method includes processing information associated with the analog voltage and a fourth voltage. The fourth voltage is associated with the plurality of capacitor voltage levels. Additionally, the method includes adjusting the fourth voltage in response to information associated with the analog voltage and the fourth voltage and determining the digital signal based on at least information
- 30 associated with the fourth voltage.

- [0013] Many benefits are achieved by way of the present invention over conventional techniques. Certain embodiments of the present invention significantly improve differential non-linearity and monotonicity of output digital codes for an analog-digital converter. Some embodiments of the present invention limit the increase or decrease of the effective capacitor with a change of one Least Significant Bit (LSB). Depending upon the embodiment, one or more of these benefits may be achieved. These and other benefits will be described in more throughout the present specification and more particularly below.
- [0014] Various additional objects, features and advantages of the present invention can be more fully appreciated with reference to the detailed description and accompanying drawings
- 10 that follow.

BRIEF DESCRIPTION OF THE DRAWINGS

- [0015] Figure 1 is a simplified diagram for SAR ADC;
- [0016] Figure 2 is a simplified diagram for an analog-to-digital converter according to an
15 embodiment of the present invention;
- [0017] Figure 3 is a simplified diagram of a method for analog-to-digital conversion according to an embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

- [0018] The present invention is directed to integrated circuits. More particularly, the invention
20 provides a device and method for low non-linearity analog-to-digital converter. Merely by way of example, the invention has been applied to a successive approximation register (SAR) analog-to-digital converter (ADC). But it would be recognized that the invention has a much broader range of applicability.
- [0019] As shown in Figure 1, the capacitors 110, 112, 114 and 116 have capacitance C_1 , C_2 , C_3
25 and C_4 respectively. C_1 should equal $4C_4$, C_2 should equal $2C_4$, and C_3 should equal C_4 . Hence C_2 should equal C_3+C_4 . For example, for a digitized voltage 101111, the effective capacitance C_x should equal to $C_1+C_3+7C_4/8$. Similarly, for a digitized voltage 110000, the effective capacitance C_x should equal C_1+C_2 . In the fabricated SAR ADC, C_2 may not equal C_3+C_4 . This mismatch can create differential non-linearity for SAR ADC.

[0020] Figure 2 is a simplified diagram for an analog-to-digital converter according to an embodiment of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims herein. The device 200 includes the following components:

1. Capacitors 210, 212, 214, 216, 218, 220, 222 and 224;
- 5 2. Op-amp 226;
3. Resistors 240, 242, 244, 246, 248, 250, 252 and 254.

[0021] The above electronic devices provide components for an analog-to-digital converter according to an embodiment of the present invention. Other alternatives can also be provided where certain devices are added, one or more devices are removed, or one or more devices are arranged with different connections sequence without departing from the scope of the claims herein. For example, the device 200 includes 2^m capacitors. m is an integer larger than zero. As another example, the device 200 includes 2^n resistors. n is an integer larger than zero. Future details of the present invention can be found throughout the present specification and more particularly below.

15 [0022] The capacitors 210, 212, 214, 216, 218, 220, 222 and 224 have capacitance values C_1 , C_2 , C_3 , C_4 , C_5 , C_6 , C_7 and C_8 respectively. The capacitance values C_1 , C_2 , C_3 , C_4 , C_5 , C_6 , C_7 and C_8 should each equal the same capacitance C . For example, the capacitance C ranges from 10 fF to 1 pF. These capacitors can be connected to one of three voltages 232, 234 and 236. The voltage 232 is set at V_{s0} , the voltage 234 is set at V_{s1} , and the voltage 236 is set at the ground

20 level V_{ground} . For example, V_{s0} ranges from 0.1 V to 4 V. The connections of these capacitors to these three voltages are made independently. For example, the capacitor 212 can be connected to any of the three voltages 232, 234 and 236 regardless of voltages to which the capacitors 210, 214, 216, 218, 220 and 224 are connected. Additionally, the capacitors 210, 212, 214, 216, 218, 220, 222 and 224 can be connected to an input analog voltage V_{in} 280. For example, V_{in} ranges

25 from 0 V to 5 V.

[0023] The resistors 240, 242, 244, 246, 248, 250, 252 and 254 should each have the same resistance R . For example, R ranges from 1 KOhm to 10 KOhm. These resistors are linked in series with each other to form a resistor string. The resistor string is placed between the ground level and V_{s0} , and can provide the voltage V_{s1} 234. V_{s1} equals $(m/8)V_{s0}$ with a switch (260+2m) closed. For example, if the switch 264 is closed, V_{s1} equals $(2/8)V_{s0}$.

- [0024] The operational amplifier 226 can compare the input analog voltage V_{in} 280 and an effective reference voltage V_{eff} . V_{eff} equals V_{s0} multiplied by an effective capacitance C_{eff} . C_{eff} is determined by capacitance of the capacitors 210, 212, 214, 216, 218, 220, 222 and 224 and voltage levels connected to each of these capacitors.
- 5 [0025] Figure 3 is a simplified diagram of a method for analog-to-digital conversion according to an embodiment of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims herein. The method 300 includes the following processes:
- 10 1. Process 310 for sampling analog voltage;
 2. Process 320 for comparing with $V_{s0}/2$;
 3. Process 330 for comparing with $V_{s0}/4$;
 4. Process 340 for comparing with $3V_{s0}/4$;
 5. Process 350 for comparing with $3V_{s0}/8$;
 6. Process 360 for comparing with $V_{s0}/8$;
15 7. Process 370 for comparing with $7V_{s0}/8$;
 8. Process 380 for comparing with $5V_{s0}/8$.
- [0026] The above processes provide a method according to an embodiment of the present invention. For example, each comparison between V_{eff} and V_{in} determines one bit. During the analog-to-digital conversion process, the determined bits are held by registers. When all the 20 MSBs and LSBs are determined, the analog-to-digital conversion is completed. Other alternatives can also be provided where processes are added, one or more processes are removed, or one or more processes are provided in a different sequence without departing from the scope of the claims herein. Future details of the present invention can be found throughout the present specification and more particularly below.
- 25 [0027] At the process 310, the input analog voltage V_{in} 280 is sampled at the bottom of the capacitors 210, 212, 214, 216, 218, 220, 222 and 224 with the op-amp 226 closed. The bottom electrodes of the capacitors 210, 212, 214, 216, 218, 220, 222 and 224 are connected to the V_{in} 280.
- [0028] At the process 320, the V_{in} 280 is compared with $V_{s0}/2$. The capacitors 210, 212, 214 30 and 216 are connected to the V_{s0} 232, and the capacitors 218, 220, 222 and 224 are connected to the V_{ground} 236. C_{eff} equals the sum of C_1 , C_2 , C_3 and C_4 , and V_{eff} equals $V_{s0}/2$ if the capacitance

values C_1 , C_2 , C_3 , C_4 , C_5 , C_6 , C_7 and C_8 each equal the same capacitance C. If V_{eff} is larger than V_{in} , the three MSBs are determined as “0xx,” and the process 330 is performed. “x” represents an undetermined digits. If V_{eff} is smaller than V_{in} , the three MSBs are determined as “1xx,” and the process 340 is performed.

- 5 [0029] At the process 330, the V_{in} 280 is compared with $V_{s0}/4$. The capacitors 210 and 212 are connected to the V_{s0} 232, and the capacitors 214, 216, 218, 220, 222 and 224 are connected to the V_{ground} 236. C_{eff} equals the sum of C_1 and C_2 , and V_{eff} equals $V_{s0}/4$ if the capacitance values C_1 , C_2 , C_3 , C_4 , C_5 , C_6 , C_7 and C_8 each equal the same capacitance C. If V_{eff} is larger than V_{in} , the three MSBs are determined as “00x,” and the process 360 is performed. If V_{eff} is smaller than V_{in} , the three MSBs are determined as “01x,” and the process 350 is performed.
- 10 [0030] At the process 340, the V_{in} 280 is compared with $3V_{s0}/4$. The capacitors 210, 212, 214, 216, 218 and 220 are connected to the V_{s0} 232, and the capacitors 222 and 224 are connected to the V_{ground} 236. C_{eff} equals the sum of C_1 , C_2 , C_3 , C_4 , C_5 and C_6 , and V_{eff} equals $3V_{s0}/4$ if the capacitance values C_1 , C_2 , C_3 , C_4 , C_5 , C_6 , C_7 and C_8 each equal the same capacitance C. If V_{eff} is larger than V_{in} , the three MSBs are determined as “10x,” and the process 380 is performed. If V_{eff} is smaller than V_{in} , the three MSBs are determined as “11x,” and the process 370 is performed.
- 15 [0031] At the process 350, the V_{in} 280 is compared with $3V_{s0}/8$. The capacitors 210, 212 and 214 are connected to the V_{s0} 232, and the capacitors 216, 218, 220, 222 and 224 are connected to the V_{ground} 236. C_{eff} equals the sum of C_1 , C_2 and C_3 , and V_{eff} equals $3V_{s0}/8$ if the capacitance values C_1 , C_2 , C_3 , C_4 , C_5 , C_6 , C_7 and C_8 each equal the same capacitance C. If V_{eff} is larger than V_{in} , the three MSBs are determined as “010.” Additionally, the capacitor 214 is connected to the V_{s1} 234, and a resistor voltage process is performed. C_{eff} equals the sum of C_1 , C_2 , and the effective capacitance of the capacitor 214. The effective capacitance of the capacitor 214 equals the capacitance C_3 of the capacitor 214 multiplied by m/8 when a switch (260+2m) is closed. If V_{eff} is smaller than V_{in} , the three MSBs are determined as “011.” Additionally, the capacitor 216 is connected to the V_{s1} 234, and a resistor voltage process is performed. C_{eff} equals the sum of C_1 , C_2 , C_3 , and the effective capacitance of the capacitor 216. The effective capacitance of the capacitor 216 equals the capacitance C_4 of the capacitor 216 multiplied by m/8 when a switch (260+2m) is closed. The three LSBs are also determined.
- 20
- 25
- 30

[0032] At the process 360, the V_{in} 280 is compared with $V_{s0}/8$. The capacitor 210 is connected to the V_{s0} 232, and the capacitors, 212, 214, 216, 218, 220, 222 and 224 are connected to the V_{ground} 236. C_{eff} equals C_1 , and V_{eff} equals $V_{s0}/8$ if the capacitance values $C_1, C_2, C_3, C_4, C_5, C_6, C_7$ and C_8 each equal the same capacitance C . If V_{eff} is larger than V_{in} , the three MSBs are
5 determined as "000." Additionally, the capacitor 210 is connected to the V_{s1} 234, and a resistor voltage process is performed. C_{eff} equals the effective capacitance of the capacitor 210. The effective capacitance of the capacitor 210 equals the capacitance C_1 of the capacitor 210 multiplied by $m/8$ when a switch (260+2m) is closed. The three LSBs are also determined. If
10 V_{eff} is smaller than V_{in} , the three MSBs are determined as "001." Additionally, the capacitor 212 is connected to the V_{s1} 234, and a resistor voltage process is performed. C_{eff} equals the sum of C_1 and the effective capacitance of the capacitor 212. The effective capacitance of the capacitor 212 equals the capacitance C_2 of the capacitor 212 multiplied by $m/8$ when a switch (260+2m) is closed. The three LSBs are also determined.

[0033] At the process 370, the V_{in} 280 is compared with $7V_{s0}/8$. The capacitors 210, 212, 214
15 216, 218, 220 and 222 are connected to the V_{s0} 232, and the capacitor 224 is connected to the V_{ground} 236. C_{eff} equals the sum of $C_1, C_2, C_3, C_4, C_5, C_6$ and C_7 , and V_{eff} equals $7V_{s0}/8$ if the capacitance values $C_1, C_2, C_3, C_4, C_5, C_6, C_7$ and C_8 each equal the same capacitance C . If V_{eff} is larger than V_{in} , the three MSBs are determined as "110." Additionally, the capacitor 222 is connected to the V_{s1} 234, and a resistor voltage process is performed. C_{eff} equals the sum of $C_1,$
20 C_2, C_3, C_4, C_5, C_6 , and the effective capacitance of the capacitor 222. The effective capacitance of the capacitor 222 equals the capacitance C_7 of the capacitor 222 multiplied by $m/8$ when a switch (260+2m) is closed. The three LSBs are also determined. If V_{eff} is smaller than V_{in} , the three MSBs are determined as "111." Additionally, the capacitor 224 is connected to the V_{s1} 234, and a resistor voltage process is performed. C_{eff} equals the sum of $C_1, C_2, C_3, C_4, C_5, C_6,$
25 C_7 , and the effective capacitance of the capacitor 224. The effective capacitance of the capacitor 224 equals the capacitance C_8 of the capacitor 224 multiplied by $m/8$ when a switch (260+2m) is closed. The three LSBs are also determined.

[0034] At the process 380, the V_{in} 280 is compared with $5V_{s0}/8$. The capacitors 210, 212, 214
30 216 and 218 are connected to the V_{s0} 232, and the capacitors 220, 222 and 224 are connected to the V_{ground} 236. C_{eff} equals the sum of C_1, C_2, C_3, C_4 and C_5 , and V_{eff} equals $5V_{s0}/8$ if the capacitance values $C_1, C_2, C_3, C_4, C_5, C_6, C_7$ and C_8 each equal the same capacitance C . If V_{eff} is

- larger than V_{in} , the three MSBs are determined as “100.” Additionally, the capacitor 218 is connected to the V_{s1} 234, and a resistor voltage process is performed. C_{eff} equals the sum of C_1 , C_2 , C_3 , C_4 , and the effective capacitance of the capacitor 218. The effective capacitance of the capacitor 218 equals the capacitance C_5 of the capacitor 218 multiplied by $m/8$ when a switch 5 (260+2m) is closed. The three LSBs are also determined. If V_{eff} is smaller than V_{in} , the three MSBs are determined as “101.” Additionally, the capacitor 220 is connected to the V_{s1} 234, and a resistor voltage process is performed. C_{eff} equals the sum of C_1 , C_2 , C_3 , C_4 , C_5 , and the effective capacitance of the capacitor 220. The effective capacitance of the capacitor 220 equals the capacitance C_6 of the capacitor 220 multiplied by $m/8$ when a switch (260+2m) is closed.
- 10 The three LSBs are also determined.
- [0035] The present invention has various advantages. Certain embodiments of the present invention significantly improve differential non-linearity and monotonicity of output digital codes for an analog-digital converter. Some embodiments of the present invention limit the increase or decrease of the effective capacitor with a change of one Least Significant Bit (LSB).
- 15 For example, if the output code is 101111, then the corresponding C_{eff} equal to the sum of C_1 , C_2 , C_3 , C_4 , C_5 , and $7/8$ of C_6 . The capacitors 210, 212, 214, 216 and 218 are connected to the V_{s0} 232, and the capacitor 220 is connected to the V_{s1} 234. An increase of one LSB changes the output code to 110000. The corresponding C_{eff} equals the sum of C_1 , C_2 , C_3 , C_4 , C_5 , and C_6 . The capacitors 210, 212, 214, 216, 218 and 220 are connected to the V_{s0} 232. The increase of the last 20 LSB is sequential without capacitor swapping. Some embodiments of the present invention provide an analog-to-digital conversion with improved accuracy to applications related to medium speed and low power consumption.
- [0036] It is also understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or changes in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this application and scope of the appended claims.